

Kraken: A Direct Event/Frame-Based Multi-sensor Fusion SoC for Ultra-Efficient Visual Processing in Nano-UAVs

Alfio Di Mauro (adimauro@ethz.ch)

Moritz Scherer (scheremo@ethz.ch)

Davide Rossi (davide.rossi@unibo.it)

Luca Benini (Ibenini@ethz.ch)

PULP Platform

Open Source Hardware, the way it should be!



@pulp_platform



youtube.com/pulp_platform

Toward nano and pico-size form factor UAVs



Can we fit sufficient "intelligence" in a 30X smaller payload and 20X lower energy budget?



ALMA MATER STUDIORUM 08/22/2022 - Alfio Di Mauro - adimauro@ethz.ch

Achieving true autonomy on nano-UAVs





Execute complex visual task at high speed and robustness <u>fully on board</u>

Obstacle avoidance & Navigation

Environment evoluration





Autonomous navigation building blocks deployable on Kraken RISC-V FC:

nd the

RISC-V

Cluster

CUTIE

SNE

RISC-WFC

- RGB frames from CPI sent to CUTIE and the RISC-V Cluster
- Event-Frames from DVSI streamed to SNE

RISC-V Cluster:

• "DroNet" Obstacle avoidance network [2]

SNE:

• "LIF-FireNet" Low-Latency Optical flow spiking network [3]

CUTIE:

• CIFAR10 Accurate Object recognition ternary network [4]

[2] D. Palossi et al., "A 64-mw dnn-based visual navigation engine for autonomous nano-drones," IEEE Internet of Things Journal, 2019

[3] J. Hagenaars et al., "Self-supervised learning of event-based optical flow with spiking neural networks," in Advances in Neural Information Processing Systems, 2021

[4] M. Scherer et al., "A 1036 TOp/s/W, 12.2 mW, 2.72 μJ/Inference All Digital TNN Accelerator in 22 nm FDX Technology for TinyML Applications," 2022 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS), 2022





The Kraken





Kraken SoC Architecture









Multi-Sensor direct data flow towards accelerators



Direct data

processing





Processing event-frames on Kraken's neuromorphic accelerator





SNN's neuron processing element (PE)

A more complex dynamic than conventional DNNs neurons:

ETH zürich

- Membrane Potential Accumulation/Activation **1** SynAcc = **1** 4b-ADD + **1** 8b-COMPARE
- Membrane Potential decay 1 SynDec = (18b-MUL) + (18b-MUL + 18b-ADD)

ALMA MATER STUDIORUM 08/22/2022 - Alfio Di Mauro - adimauro@ethz.ch



9

Mapping full neural networks on SNE



ALMA MATER STUDIORUM 08/22/2022 - Alfio Di Mauro - adimauro@ethz.ch

Processing RGB frames on CUTIE ternary engine



- All weights for an output channel are held stationary in local buffer (latch-based)
- Completely unrolled inner products vs. systolic MAC \rightarrow one output activation per cycle!



O8/22/2022 - Alfio Di Mauro - adimauro@ethz.ch

Kraken's CUTIE Implementation

ETH zürich





MANA MATER STUDIORUM 08/22/2022 - Alfio Di Mauro - adimauro@ethz.ch

Silicon prototype





Physical implementation

- GlobalFoundries 22nm FDX technology
- QFN88 chip package, **9mm2 chip area**
- 0.5V to 0.9V operating voltage
- Cluster Max Freq: 370MHz
- CUTIE Max Freq: 140MHz
- SNE Max Freq: 220MHz
- Independent clock/power domain:
 - RISC-V Cluster
 - SNE

ETH zürich

• CUTIE





RISC-V Cluster Power/Performance tradeoff

Parallel Convolutional Benchmark (8 Cores)



[2] D. Palossi et al., "A 64-mw dnn-based visual navigation engine for autonomous nano-drones," IEEE Internet of Things Journal, 2019







SNE Power/Performance tradeoff



Parallel 5-layers SNN inference benchmark (8 SNE engines)

- High throughput mode
 - 220 MHz @ 0.8V (98mW)
 - 120 GSyOP/s @ 0.4 TSyOP/s/W
- High efficiency mode
 - 90MHz @ 0.5V (23mW)
 - 49GSyOP @ 1.1 TSyOP/s/W

LIF-Firenet [2] Optical flow: **20k inf/s @ 8uJ/inf** (1% activity) **1k inf/s @ 170uJ/inf** (20% activity)

ETH zürich





[3] J. Hagenaars et al., "Self-supervised learning of event-based optical flow with spiking neural networks," in Advances in Neural Information Processing Systems, 2021

ALMA MATER STUDIORUM 08/22/2022 - Alfio Di Mauro - adimauro@ethz.ch



CUTIE Power/Performance tradeoff

Neural network inference benchmark



[4] M. Scherer et al., "A 1036 TOp/s/W, 12.2 mW, 2.72 μJ/Inference All Digital TNN Accelerator in 22 nm FDX Technology for TinyML Applications," 2022 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS), 2022

ALMA MATER STUDIORUM 08/22/2022 - Alfio Di Mauro - adimauro@ethz.ch



Advancing the SOA on all tasks

ETH zürich



[5] L. Deng et al., "Tianjic: A unified and scalable chip bridging spike-based and continuous neural computation," IEEE Journal of Solid-State Circuits 2020
[6] B. Moons et al., "Binareye: An always-on energy-accuracy-scalable binary cnn processor with all memory on chip in 28nm cmos," in Proc. IEEE CICC, 2018
[7] D. Rossi et al., "Vega: A ten-core soc for iot endnodes with dnn acceleration and cognitive wake-up from mram-based state-retentive sleep mode," IEEE Journal of Solid-State Circuits, 2022.



UNIVERSITA DI BOLOGNA 08/22/2022 - Alfio Di Mauro - adimauro@ethz.ch





In conclusion

Kraken can solve three complex visual tasks on-chip

Enable autonomous navigation on nano-UAVs!

- $\checkmark~$ Optical flow from Event-Frames \rightarrow SNE
- ✓ Obstacle avoidance from RGB frames → RISC-V
- ✓ Object detection from RGB frames → CUTIE
- \checkmark Vertical software stack to deploy applications

Next steps:

- Design a nano-drone form factor Kraken PCB
- Mount it on a Crazyflie drone platform





