







Boston





Envise



#### Investors

GV (Google Ventures) Mountain View Spark Capital Matrix Partners Viking Global Hewlett-Packard Enterprise Massachusetts Institute of Technology Stanford University



Passage

ort idion n megatron.model import BertNodel # Megatron-BERT with 1.3B parameters n huggingface.datasets import Load\_dataset ef maid(): model = idiam.models...use(fineficial()) model = idiam.models...use(fineficial()) model...use(): model...use(): distant = idiam.downed() distant = idiam.do ) outputs = [] for batch in loader: batch = (elem.to[idiom.device) for elem in batch) outputs.append[model[\*batch])





Founder, CEO

Thomas Graham

Founder, Biz/Ops

**Ritesh Jain** 

Steve Klinger

VP, Product

Innovium

14iii

intel



Nicholas Harris, PhD







Richard Ho, PhD VP, HW Engineering



Ayon Basumallik, PhD VP. System Engineering VP. SW Engineering



Aravind Kalaiah, PhD Director, ML Science



#### Jessie Zhang VP, Finance

**Bob Turner** VP. Sales

## 115 PATENTS

			)ÇZ	「開発用する		"是是是	-
ţ.	THE .		~~P		***	à tha tha that a share	`èœè
Õ	-1997	,	, Ô-		2884 2884	- anger	
	-198-1.	-[a]-		Q.	چا چا		ЧŢ.
erfre L		, iiii	<u>un</u> .	`			Ĩ
				ġ,			
-(3)-	111			janijan'		-0	
	Contraction of the second s						Sugar.
1	- 0 (0)	1000 1000 1000		ΟţΟ		÷	1 s - 010 - 010 - 010 - 010 - 010 - 010
- (Select - (Select) - (Select)	2. 		na United to Salation Salation Salation Salation	Constant of a			
波浪		(A ) A (A ) A	Ĩ.	HØ	- <u>19</u> -		<u> </u>
<b>A</b> .A.	<u></u>	- <b>1</b>	il.			titisten .	
aj.		Ţ			Ĩ.		
					÷	and, n	

Idiom

# Let's talk about silicon photonics.

4

#### 300mm CMOS Fab



## A Sense of Scale

Optical fibers versus nanophotonic waveguides



## What does silicon photonics look like?



## Enabling new communications technologies

Closer and closer to the chip



# Challenges at chip and system level with co-packaged optics.

## **Optical Fiber Attach**

Expensive, low throughput



## **Optical Fiber Beachfront Density**

Fibers are massive

1.0 mm

Max Fiber Count



XPU (850mm<sup>2</sup>)

2.4 cm

3.6 cm

## Chiplets and Co-packaged Optics

Scaling challenges

CHIPLET BISECTION BANDWIDTH

#### MORE HOPS, MORE ENERGY

#### CHIPLET XPU & CPO





Beachfront and bandwidth are fundamentally linked in chiplet processors. Big chips are at odds with high yield. Each chiplet hop adds to communications energy consumption. Building large chiplet arrays this way will incur significant energy costs.



- Fibers have low beachfront density

- More wavelengths, more BW
- Static interconnect

### System Level

Serviceability, manufacturability, yield





CO-PACKAGED OPTICS ALL-ALL

## PASSAGE™





Passage™

At a high level

#### **Technical Specifications**

- Diced from 300mm SOI wafer
- Up to 48 full-reticle tiles
- Single hop anywhere, 2ns max latency
- Up to 768 Tbps per tile intra-Passage
- Up to 128 Tbps per fiber attach
- -1 ms topology programming time

#### **User Experience**

- From 8 sockets to 1
- UCle or SERDES interface
- Standard chip-on-wafer packaging
- Supports HBM
- In-the-field repair
- Fewer fiber attaches
- Dynamic status monitoring











Uniform architecture allows flexible dicing based upon end application



Directly compatible with SERDES PHYs and targeting UCIe support 2023.

## **Cross Section**

Chip-on-wafer Packaging



Up to 700W of power delivery per tile via TSVs. Cooling solution depends on tile ASIC TDP.

## What Makes It Possible

(Stitching Waveguides and Metal) + (Lasers and Transistors)



RETICLE BOUNDARY

0.004 dB loss per reticle boundary crossing.

## What Makes It Possible

**Optical Circuit Switching** 





## What Does Switching Look Like?

NIR Microscopy of an array of optical circuit switch elements



**Dynamic Topologies** All-All



**Dynamic Topologies** 

1-D Ring



## **First Silicon Success**

The world's first photonic wafer-scale interconnect



#### Passage<sup>™</sup> Alpha Silicon

- <50 Watts
- 32 channels per site, 1.024 Tbps
- 32 Gbps per channel NRZ
- 48 x 800mm<sup>2</sup> tiles
- 288x 50 mW Lasers
- 6,144 DACs
- 6,144 MZIs
- 150,000 photonic components
- JTAG interface
- Integrated Lasers, transistors, photonics
- Programmable interconnect topologies



Photonic waveguides with ~4  $\mu m$  pitch.

## Passage<sup>™</sup> Alpha Link Performance

Model, loss, and data rates

32 links per tile, 32 Gbps per link (NRZ), 48 Tiles -> 48 Tbps



## UCle

Supports high-rate UCIe including 16, 32 Gbps

#### Link Characteristics

- 32 Gbps per channel NRZ
- 5 mW laser power at each Tx
- 0.5 dB/cm waveguide loss
- 0.08 dB per MZI
- 0.028 dB per crossing
- 0.004 dB per reticle crossing
- 1.1 A/W detectors



## **Circuit Switching**

#### Controller and device performance





Time (µs)

---

## Solutions LM is Driving

A variety of applications

#### DYNAMIC COMPUTE ALLOCATION DISAGGREGATION & AIR GAP ISOLATION ....... . . . . . . USER 1 MEMORY USER 2 POOL LESS THAN 1MS USER 3 LATER USER 4 ACCELERATOR POOL MEMORY POOL

# **ΣΗΑΝΚ ΥΟυ**

