

Intel Corporation

# Meteor Lake and Arrow Lake Intel Next-Gen 3D Client Architecture Platform with Foveros

Wilfred Gomes, Slade Morgan, Boyd Phelps, Tim Wilson, Erik Hallnor



# Intel's Mission

We create world-changing technology that improves the life of every person on the planet

## Pervasive Intelligence Era

100B Edge Connected Devices

## Mobile + Cloud Era

10B Cloud Connected Devices

## PC Era

1B Internet Connected Devices

Empower Everyone

Connect Everyone

Digitize Everything

Windows + x86

Linux + x86

x86

x<sup>e</sup>

Intel oneAPI

1980

1990

2000

2010

2020

10<sup>21</sup>

10<sup>18</sup>

10<sup>15</sup>

10<sup>9</sup>





10<sup>4</sup>

Compute  
Tera  
Peta  
Exa  
Zetta

# Experience Driven Client

## Pervasive Intelligence Era

100B Edge Connected Devices

-  Experience First
-  Purposeful Performance
-  Dynamic
-  Scale



1980


1990

2000

2010

2020

# Experience Driven




**Experience First**



**Purposeful Performance**



**Dynamic**



**Scale**

# Implications for Client

**Performance**

Performance, Perf/Watt

**Flexibility**

Mix & Match Blocks  
and Functions

**Innovation Pace**


Time-to-Market

**Next Exponential**

The next generation of devices



# Monolithic



**Highest**

Very Limited

Slow (per SOC basis)

Low

**Performance**

**Flexibility**

**Innovation Pace**

**Scale**

# Disaggregated




Lower (tax on latency, power, B/W)

**Limited**

**Faster (release per new function)**

**Higher**

# Monolithic




Highest

Very Limited


Slow (per SOC basis)

Low



Can we get **monolithic** performance with **disaggregated** architecture benefits?

# Disaggregated





Lower (tax on latency, power, B/W)

Limited

Faster (release per new function)

Higher

# Disaggregation Journey



## Haswell

Ultra Thin & Light

2014

CPU/PCH/Memory partitioning

**2D**

MCP



## Kaby Lake G

Ultra Thin & Perf Graphics

2017

CPU/GFX partitioning

**2.5D + 2D**

EMIB + MCP



## Lakefield

Ultra Thin & Light

2019

Hybrid Architecture  
CPU/PCH partitioning

**3D**

50µm Foveros



## Ponte Vecchio

High Density & Performance

2022

47 Tiles  
Compute/mem/IO partitioning

**2.5D + 3D**

EMIB + 36µm Foveros



Architecture

Packaging

Process

# Transistor Diversity Opportunity

SOC Optimized

Graphics Optimized


Memory Optimized

Mobile CPU Optimized


Desktop CPU Optimized

I/O Optimized


Transistor Design Target Range



# Advanced Packaging







# Advanced Packaging





**High Yield & High Volume**  
 Manufacturing for large  
 number of tiles

Die Center

Die Edge





# Advanced Packaging



'Mix and match' tiles in base die complex

4x higher interconnect bump density vs EMIB

# Advanced Packaging




16x higher interconnect bump density vs Foveros @ 36  $\mu\text{m}$  pitch

Higher B/W at lower latency, power, & die area




# Architecture Evolution



**Intel 386**

1980


Design with  
**Schematics**  
Sea of transistors/  
gates



**Pentium**

1990


Design with  
**HDL**  
Sea of cells/blocks



**Core Duo**

2005

Design with  
**IP**  
functional,  
units/IPs



**Haswell**

2013


Design with  
**2D**  
**Chiplets**



**Kaby Lake G**

2017


Design with  
**2D Chiplet**  
and **2.5D**



**Lakefield**

2019

First Commercial  
**3D Logic**  
on **Logic**  
**Stacking**




**Ponte Vecchio**


2022

**2D+ 3D**  
Design Large  
Number of Tiles


# Disaggregation Journey




**Kaby Lake G**  
Ultra Thin & Perf Graphics  
2017



**Lakefield**  
Ultra Thin & Light  
2019



**Ponte Vecchio**  
High Density & Performance  
2022



## Meteor Lake

Next Step in our Disaggregation Journey

Architecture

CPU/GFX partitioning

Hybrid Architecture  
CPU/PCH partitioning

47 Tiles  
Compute/Memory/IO partitioning

Packaging

**2.5D + 2D**  
EMIB + MCP

**3D**  
50µm Foveros

**2.5D + 3D**  
EMIB + 36µm Foveros

Process

GloFo  
14<sub>nm</sub>

Intel  
14<sub>nm</sub>

Intel  
22<sub>FLL</sub>

Intel  
10<sub>nm</sub>


TSMC  
N7

TSMC  
N5

Intel  
7

# Architecture and Design tradeoffs

New Flexible Tiled Architecture



# Scalable Architecture

## Goals

Flexibility with core arch, count, process


Flexibility with Graphics cores

IO modularity

Process node flexibility

Ability to scale graphics and compute


Low power to discrete graphics performance






# Compute Tile


## Core Count Scalability





## Core Generation Scalability



## Node Scalability





## Cache Scalability





# Graphics Tile



## Core Count Scalability



## Node Scalability



## Cache Scalability



# SOC Tile




## Scalable IP Blocks

Low power IP

SRAM

High Voltage

IO



# I/O Extender Tile




## Scalable I/O Blocks

Number of Lanes

Bandwidth

Protocol

Speed







# Meteor Lake

## Construction

Base Tile





# Meteor Lake



# Meteor Lake



Base Tile





# Meteor Lake

Colors Represent  
3D Capacitors,  
Voltage Islands



# FDI - Foveros Die Interconnect


Low Voltage CMOS interface

High Bandwidth, Low Latency

Synchronous and asynchronous signaling

Low area overhead

Operation @ 2 Ghz,  
0.15 – 0.3 pJ/bit






# Meteor Lake


## Interconnect

Link	Mainband width	Mainband Protocol
CPU - SoC	~2K	2x IDI
Graphics - SoC	~2K	2x iCXL
SoC - IOE	~1K	IOSF, 4x Display Port



# Meteor Lake

## Thermals




System, Software, Silicon  
**Co-optimization**



# Meteor Lake

## Power Delivery




System, Software, Silicon  
**Co-optimization**


- Decoupling/Noise
- Voltage Regulator
- IP Mix and Match
- Form Factor
- Package Optimization



# Client (Haswell) 2013




# Meteor Lake 2023



Interface	OPIO (On Package IO)	FDI (Foveros Die Interconnect)
Speed	2- 8GT/s	2 GT/s
IO/mm <sup>2</sup>	1X (110 um)	10X (36 μm)
Latency	10- 20 ns	< 10 ns
Power	1 pJ/bit	0.2 - 0.3 pJ/bit
Number of Tiles	2	5

# Monolithic




Highest

Very Limited


Slow (per SOC basis)

Low



Can we get **monolithic** performance with **disaggregated** architecture benefits?

# Disaggregated




Lower (tax on latency, power, B/W)


Limited

Faster (release per new function)


Higher


# Monolithic vs. Disaggregated






# Transistor Performance Uplift<sup>1</sup>






## IP refresh, Process node



Meteor Lake Status


# Meteor Lake booted and in the lab



\*Graphics for illustrative purposes only and not to scale.


# One Architecture – Multiple Performance Points

<10W



- Small Graphics Tile
- Efficient CPU Tile
- Reduced IO Tile


>100W




- Max Config GPU Tile
- Max Config CPU Tile
- Expanded IO Tile



# Scalable Architecture across Multiple Generations



Meteor Lake



Arrow Lake



Lunar Lake & Beyond

Packaging

- Foveros
- 36 μm pitch

- Foveros
- 36 μm pitch

- Foveros
- 25 μm pitch

Process

Intel 4 External

Intel 20A External

Intel Next External



# Future of Client


“Experience First” Client drives New Era of **System level integration**

**Monolithic performance** with disaggregated benefits

**Process, packaging and architecture** together make this possible

**Meteor Lake first tiled disaggregated architecture** on Intel 4

Architecture is extremely flexible and scales across design points and **into future**



# Future of Compute


Scalable Architecture,  
Construction and Packaging

Large range of Thermal and  
Performance Envelope


Flexible across process nodes,  
Monolithic benefits

3D Monolithic  
Multi-layer, Logic on Logic

Manufacturing at Scale for  
the next Billion Devices



# Q&A





All product and service plans, and roadmaps are subject to change without notice. Any forecasts of goods and services needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Code names are often used by Intel to identify products, technologies, or services that are in development and usage may change over time. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Product and technology performance varies by use, configuration and other factors. Learn more at [www.Intel.com/PerformanceIndex](http://www.Intel.com/PerformanceIndex) and [www.Intel.com/ProcessInnovation](http://www.Intel.com/ProcessInnovation).

The products and services described may contain defects or errors which may cause deviation from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at [www.intc.com](http://www.intc.com).

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others. This document contains information on products and technologies in development.